## **Lesson Plan**

Name of Faculty : Dr. Suman Rani, Guest Faculty of ECE Discipline : Electronics & communication Engg.

Semester :  $5^{th}$  (odd)

Subject : Computer architecture and organization (PC/ECE/54-T)

Subject Week		: Computer architecture and organization (1 Theory	Topic Covered Date and Remarks		
	Lecture Day	Topic (Including Assignment/Test)	Date	HOD	Director- Principal
1 <sup>st</sup>	1	INTRODUCTION Boolean algebra and Logic gates			
	2	Adders, Subtractors			
	3	Multiplexers, Encoders			
2 <sup>nd</sup>	4	Decoders, Demultiplexers			
	5	Flip-Flops, Registers			
	6	K-map, counters			
3 <sup>rd</sup>	7	REGISTER TRANSFER & MICRO OPERATIONS Register transfer language, register transfer			
	8	bus and memory transfer			
	9	Arithmetic, Logic and Shift microoperations			
	10	Arithmetic logic shift unit			
4 <sup>th</sup>	11	COMPUTER ORGANIZATION AND DESIGN.Store program control concept			
	12	computer registers and instruction			
5 <sup>th</sup>	13	timing and control, instruction cycle,			
	14	memory reference instruction, input-output and interrupt			
	15	design of basic computer and accumulator logic			
6 <sup>th</sup>	16	MICRO PROGRAMMED CONTROL Control memory, address sequencing			
	17	microinstruction formats, micro-program sequencer			
	18	Implementation and design of control unit.			
	19	CPU & PARALLEL PROCESSING Introduction of central			
7 <sup>th</sup>		processing unit			
	20	general register organization			
	21	stack organization			
	22	instruction format			
8 <sup>th</sup>	23	addressing mode and its type			
	24	operations in the instruction set			
	25	Instruction set based classification of processors			
9 <sup>th</sup>	26	parallel processing			
	27	introduction of Pipelining and its type			
10 <sup>th</sup>	28	vector and array processing.			
	29	MEMORY HIERARCHY & I/O TECHNIQUES The			
	30	need for a memory hierarchy			
11 <sup>th</sup>	31	Type of Memory: Main memory Static and dynamic memory			
	32				
	33	Auxilary memmory			
	34	Casche memory			
12 <sup>th</sup>	35	Virtual memory Associate memory			
	36	·			
13 <sup>th</sup>	37	Memory management			
15	38	Input output interface mode of transfer			
	39	MCQ based on Unit 1& 2		+	