Ms.Bharti Sethi, Assistant Professor of CSE Computer Science and Engineering 7th sem(odd)
Compiler Design (CSE-405E)
15 weeks (from August2020 to Dec-2020)
Durs): Lectures-04 hours Name of Faculty
Discipline
Semester
Subject
Lesson Plan Duration
Work Load (Lecture/Practical) per week (in hot

Theory		Topic Covered Date and Remarks		
Lecture- Day	Topic (Including Assignment/Test)	Date	HOD	Director- Principal
1				•
2				
3	Compiler construction tools			
4	Role of lexical analyzer			
5	Regular expressions			
6	Specification and recognition of tokens			
7	Input buffering			
8	Finite automata			
9	Conversion from regular expression to finite automata			
10	Minimizing number of states of dfa			
11	implementation of lexical analyzer			
12	Role of parsers,CFG			
13	Parsing and its types			
14	Shift reduce parsing			
15	Operator precedence parsing			
16	Top down parsing			
17	Predictive parsing			
18	Syntax directed translation			
19	Construction of syntax trees			
20	Syntax directed translation scheme			
21	Implementation of SDT			
22	Three address code and examples			
23				
24				
25				
	,			
46	Various phases of parsing			
47	First and follow algorithms			
47				
48	First and follow numericals			
48	2 nd Minor Test			
48	2 nd Minor Test LR parsers			
48	2 nd Minor Test			
	1 2 3 4 4 5 5 6 7 7 8 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45	Lecture- Day Topic (Including Assignment/Test) Compiler and translator, need of translator Structure of compiler and its phases Compiler construction tools Role of lexical analyzer Regular expressions Regular expressions Specification and recognition of tokens Input buffering Finite automata Conversion from regular expression to finite automata Minimizing number of states of dfa Input buffering Role of parsers, CFG Role of parsers, CFG Role of parsers, CFG Ashift reduce parsing Coperator precedence parsing Fredictive parsing Construction of syntax trees Syntax directed translation Construction of syntax trees Syntax directed translation scheme Implementation of SDT Three address code and examples Audiduple and numerical Triples and their representation Ist Minor Test Symbol table and its types Arrays and its attributes Linked lists and their storage Frors and its types Code generation Forms of object code Register allocation for temporary variables User defined variables and their scope Loop optimization Respective for the part of their scope Loop optimization Audine dependent code Code generation Forms of object code Register allocation for temporary variables Linked linked perspective tode Code generation Forms of object code Register allocation for temporary variables Loop optimization Audine dependent code	Topic (Including Assignment/Test) Date	Topic (Including Assignment/Test)

Sr.	Comments	HOD	Director- Principal
1			_
2			
3			
4			
5			
]			
6			
7			
8			
9			
10			
10			
11			
12			
13			
14			

15		