

### Lesson Plan

Name of Faculty : Ms. Varsha Rani, Assistant Professor of CSE  
 Discipline : Computer Science and Engineering  
 Semester : 7<sup>TH</sup> (ODD)  
 Subject : Advance Computer Architecture (CSE-401 E)  
 Lesson Plan Duration : 15 weeks (from July/August-2020 to Nov/Dec-2020)  
 Work Load (Lecture/Practical) per week (in hours): Lectures-04 hours

Week	Theory		Topic Covered Date and Remarks		
	Lecture- Day	Topic (Including Assignment/Test)	Date	HOD	Director- Principal
1 <sup>st</sup>	1	The State Of Computing			
	2	Multiprocessor			
	3	Multi Computers			
	4	Multi Vectors			
2 <sup>nd</sup>	5	SIMD Computers			
	6	PRAM model			
	7	VLSI model			
	8	Problem on 1 <sup>st</sup> unit			
3 <sup>rd</sup>	9	Condition on Parallelism			
	10	Program Partitioning			
	11	Program SCHEDULING			
	12	Program Flow Mechanism			
4 <sup>th</sup>	13	System Interconnect Architecture			
	14	Numerical on Scheduling			
	15	Component Used On interconnection			
	16	Problem on 2 <sup>nd</sup> unit			
5 <sup>th</sup>	17	Advance Processor Technology			
	18	Super Scalar Processor			
	19	Vector Processor			
	20	Memory Hierarchy Technology			
6 <sup>th</sup>	21	Numerical on Memory			
	22	Numerical on processor			
	23	Virtual memory technology			
	24	Problems on 3 <sup>rd</sup> unit			
7 <sup>th</sup>		<b>1<sup>st</sup> Minor Test</b>			
8 <sup>th</sup>	25	Backplane Bus system			
	26	Cache Memory Organisation			
	27	Shared Memory Organisation			
	28	Sequential Consistency Model			
9 <sup>th</sup>	29	Numerical related to sequential model			
	30	Week Consistency Model			
	31	Numerical related to Model			
	32	Problem on 4 <sup>th</sup> unit			
10 <sup>th</sup>	33	Linear Pipeline Processor			
	34	Non linear Pipeline Processor			
	35	Instruction Pipeline Design			
	36	Arithmetic Pipeline design			
11 <sup>th</sup>	37	Superscalar Design			
	38	Super Pipeline Design			
	39	Multiprocessor System Interconnect			
	40	Cache Coherence			
12 <sup>th</sup>	41	Synchronization Mechanism			
	42	Message Passing Mechanism			
	43	Problem on 5 <sup>th</sup> unit			
	44	Problem on 6 <sup>TH</sup> unit			
13 <sup>th</sup>	45	Vector Processing Principle			
	46	Multi vector Processor			
	47	Compound Vector Processing			
	48	Principle of Multi threading			
14 <sup>th</sup>		<b>2<sup>nd</sup> Minor Test</b>			
15 <sup>th</sup>	49	Data Flow Architecture			
	50	Hybrid Architecture			
	51	Numerical on Vector Processor			
	52	Problem Solution			

<b>Sr.</b>	<b>Comments</b>	<b>HOD</b>	<b>Director- Principal</b>
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			