Name of Faculty Discipline Semester

Ms. Varsha Rani, Assistant Professor of CSE
Computer Science and Engineering
7TH (ODD)
Advance Computer Architecture (CSE-401 E)
15 weeks (from July/August-2020 to Nov/Dec-2020)
urs): Lectures-04 hours Subject Lesson Plan Duration Work Load (Lecture/Pra

Week	(2000010/1100	tical) per week (in hours): Lectures-04 hours Theory	Topic C	overed Date	e and Remarks
	Lecture- Day	Topic (Including Assignment/Test)	Date	HOD	Director- Principal
	1	The State Of Computing			Director Trinespar
1 st	2	Multiprocessor			
	3	Multi Computers			
	4	Multi Vectors			
	5	SIMD Computers			
2 nd	6	PRAM model			
_	7	VLSI model			
	8	Problem on 1st unit			
	9	Condition on Parallelism			
3^{rd}	10	Program Partitioning			
	11				
		Program SCHEDULING			
	12	Program Flow Mechanism			
441-	13	System Interconnect Architecture			
4^{th}	14	Numerical on Scheduling			
	15	Component Used On interconnection			
	16	Problem on 2 nd unit			
5 th	17	Advance Processor Technology			
	18	Super Scalar Processor			
	19	Vector Processor			
	20	Memory Hierarchy Technology			
	21	Numerical on Memory			
6^{th}	22	Numerical on processor			
	23	Virtual memory technology			
	24	Problems on 3 rd unit			
7 th		1st Minor Test			
	25	Backplane Bus system			
8^{th}	26	Cache Memory Organisation			
	27	Shared Memory Organisation			
	28	Sequential Consistency Model			
	29	Numerical related to sequential model			
9 th	30	Week Consistency Model			
	31	Numerical related to Model			
	32	Problem on 4 th unit			
	33	Linear Pipeline Processor			
10 th	34	Non linear Pipeline Processor			
	35	Instruction Pipeline Design			
	36	Arithmetic Pipeline design			
	37	Superscalar Design			
11^{th}	38	Super Pipeline Design			
	39	Multiprocessor System Interconnect		+	
	40	Cache Coherence			
12 th	41	Synchronization Mechanism			
	42	Message Passing Mechanism			
		Problem on 5 th unit		+	
	43	Problem on 6 TH unit		+	
				+	
13 th	45	Vector Processing Principle			
	46	Multi vector Processor		-	
	47	Compound Vector Processing			
4.41-	48	Principle of Multi threading			
14 th	, -	2 nd Minor Test			
15 th	49	Data Flow Architecture			
	50	Hybrid Architecture			
	51	Numerical on Vector Processor			
	52	Problem Solution		_1	

Sr.	Comments	HOD	Director- Principal
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			